

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20221
www.uspio.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/939,636	36 08/28/2001 Kevin M. Deve		Kevin M. Devereaux	M4065.0477/P477	4394
24998	7590	03/04/2003			
DICKSTE	IN SHA	PIRO MORIN & O	EXAM	EXAMINER	
2101 L STR WASHING		7 C 20037-1526	·	NGUYEN, JOSEPH H	
				ART UNIT	PAPER NUMBER
				2815	

DATE MAILED: 03/04/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		Jon.					
	Application No.	Applicant(s)					
	09/939,636	DEVEREAUX, KEVIN M.					
Office Action Summary	Examiner	Art Unit					
	Joseph Nguyen	2815					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status							
1) Responsive to communication(s) filed on 19 L	<u>December 2002</u> .						
, 	is action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1-11 and 25-32</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-11 and 25-32</u> is/are rejected.							
•	') Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.							
Application Papers							
9) The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on 28 August 2001 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a) All b) Some * c) None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
a) The translation of the foreign language provisional application has been received. 15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.							
Attachment(s)							
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Infor	mary (PTO-413) Paper No(s) mal Patent Application (PTO-152)					

Application/Control Number: 09/939,636

Art Unit: 2815

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-11, 25-32 are rejected under 35 U.S.C. 102(b) as being anticipated by Green et al.

Regarding claim 1, Green et al discloses on figures 2 and 3 a semiconductor wafer 10 comprising at least one first sacrificial conductive line 24 for supplying a first voltage to a plurality of dies 12 fabricated on said wafer; a plurality of integrated circuit dies 12 fabricated on said wafer, each die comprising a first terminal 34 coupled to the circuitry within said die for supplying a first voltage to said circuitry; a second terminal 36 for supplying said first voltage to said first terminal; a voltage interruption device 42 provided between said first and second terminals interrupting an electrical coupling between said first and second terminals; and a first sacrificial terminal 40 for receiving said first voltage from said first sacrificial conductive line and supplying said first voltage to said second terminal.

Regarding claim 2, Green et al discloses on figures 2 and 3 each die 12 further comprises a first on die sacrificial conductive line (readable on figure 3, the line between 36 and 40) provided between the first sacrificial terminal 40 and second terminal 36.

· Application/Control Number: 09/939,636

Art Unit: 2815

Regarding claim 3, Green et al discloses on figures 2 and 3 the wafer further comprises at least one second sacrificial conductive line 28 for supplying a second voltage to said plurality of dies 12; each die 12 further comprising a third terminal 32 coupled to the circuitry within said die for supplying a second voltage to said circuitry; and a second sacrificial terminal 38 for receiving said second voltage from said sacrificial second conductive line and supplying said second voltage to said third terminal.

Regarding claim 4, Green et al discloses on figures 2 and 3 each die 12 further comprises a second one die sacrificial conductive line (readable on figure 3, the line between 38 and 32) provided between the second sacrificial terminal 38 and third terminal 32.

Regarding claim 5, Green et al discloses on figures 2 and 3 the voltage interruption device 42 is a fuse.

Regarding claim 6, Green et al discloses on figures 2 and 3 the fuse 42 is blown when said die draws current in excess of a predetermined value.

Regarding claim 7, Green et al discloses on figures 2 and 3 further comprises a passivation layer having respective openings to the first and second sacrificial terminals, said first and second sacrificial terminals respectively connecting with said first and second sacrificial conductive lines through said openings (col. 4, lines 43-50).

Regarding claim 8, Green et al discloses on figures 2 and 3 comprises a first on die sacrificial conductive line (readable on figure 3) provided between the first sacrificial

Application/Control Number: 09/939,636

Art Unit: 2815

terminal and second terminal; and a second on die sacrificial conductive line (readable on figure 3) provided between the third terminal and the second sacrificial terminal.

Regarding claim 9, Green et al discloses on figure 3 a semiconductor die 12 comprising a standard Vcc bonding pad 34 coupled to the circuitry within said die 12 for supplying a first voltage to said circuitry; a secondary Vcc bonding pad 36; a fuse 42 interconnected between the standard Vcc bonding pad 34 and the secondary Vcc bonding pad 36, said secondary Vcc bonding pad supplying said first voltage through said fuse 42 to the Vcc bonding pad, said fuse adapted for interrupting electrical coupling between the secondary and Vcc bonding pads and said standard Vcc bonding pads when the die draws current in excess of said fuse breakdown current; a sacrificial Vcc bonding pad 40 for receiving said first voltage; and a sacrificial metal (readable on figure 3) interconnected between the sacrificial Vcc pad and secondary Vcc bonding pad for réceiving said first voltage from the sacrificial Vcc bonding pad and supplying said first voltage to the secondary Vcc bonding pad.

Regarding claim 10, Green et al discloses on figure 3 the semiconductor wafer further comprises a Vss bonding pad 32 coupled to the circuitry within said die 12 for supplying a second voltage to said circuitry; a sacrificial Vss bonding pad 38 for supplying the second voltage to the standard Vss bonding pad; and a sacrificial metal bus (readable on figure 3) which connects the sacrificial Vss bonding pad 38 and the standard Vss bonding pad 32.

Regarding claim 11, Green et al discloses on figure 3 the semiconductor die 12 further comprises a passivation layer which is provided with respective openings to the

Application/Control Number: 09/939,636

Art Unit: 2815

sacrificial Vcc and Vss bonding pads; and Vcc and Vss sacrificial conductive busses 24, 28 formed over said passivation layer, said Vcc sacrificial conductive bus passing through an opening in said passivation layer to connect with said Vcc sacrificial bonding pad and said Vss sacrificial conductive bus passing through an opening in said passivation layer to connect with said Vss sacrificial bonding pad (col. 4, lines 43-50).

Regarding claims 25-32, Green et al discloses on figure 3 all the structure set forth in the claimed invention.

Response to Arguments

Applicant's arguments filed on 12/19/2002 have been fully considered but they are not persuasive.

With respect to claim 1, applicant argues that Green does not disclose a voltage interruption device provided between said first and second terminals" as recited in claim 1. However, Green clearly discloses on figure 3 a voltage interruption device 42 provided between said first and second terminals 34, 36. It should be noted that even though there is a conductive line 24 in between the voltage interruption device 42 and the first terminal 34, the voltage interruption device 42 is still provided between the first terminal 34 and the second terminal 36.

With respect to claim 2, applicant argues that Green does not disclose "a first on die sacrificial conductive line provided between the first sacrificial terminal and second terminal". However, Green clearly discloses on figure 3 a first on die sacrificial conductive line (readable on figure 3, the line between 36 and 40) provided between the Art Unit: 2815

first sacrificial terminal 40 and second terminal 36. Note that there is a conductive line (not numbered) between 36 and 40 in figure 3, and this line is considered a first on sacrificial conductive line herein.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Nguyen whose telephone number is (703) 308-1269. The examiner can normally be reached on Monday-Friday, 7:30 am- 4:30 pm

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for

Art Unit: 2815

the organization where this application or proceeding is assigned is (703) 308-7382 for regular communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

JN February 27, 2003

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800